Skip to content

GitLab

Explore

Sign in

Due to inactivity, this project is scheduled to be deleted on 2036-02-08. Why is this scheduled?

L

LearnV

Project information

LearnV : Training labs for handling both hardware and software issues when designing a System on a Chip. This is done using the Berkeley's design platform Rocket Chip and the ISA processor RISC V

4 Commits
2 Branches
0 Tags

README

Created on

January 22, 2021

Loading